Abstract-Electrical
bers of electrodes in the brain and the body. Implanted deep in the brain, these electrodes convey both high-frequency content of individual neuron action potentials (spikes), and lower-frequency content of local field potential (LFP) neural activity. Arrays of electrodes on the cortical surface or placed noninvasively on the scalp convey brain signals with further reduced frequency content known as electrocorticograms (ECoG) and electroencephalograms (EEG), respectively.
Spike recordings usually convey the extracellular electrical activity of a single neuron unit. Depending on distance between the active neuron and the recording electrode, the amplitude of the extracellular spike signal is on the order of 500 V and its frequency content ranges from 100 Hz to 7 kHz [1] . These recordings can be obtained using a single electrode or a microelectrode array [2] [3] [4] . LFPs are the result of collective synaptic activities of large assemblies of neurons around the recording electrode [5] . These signals may have amplitudes as high as 1 mV with frequency content up to 200 Hz [6] . LFPs may be recorded using the same electrodes as spikes. Electrical activity recorded from the surface of the brain (ECoG) or the scalp (EEG) using surface electrodes conveys brain wave signals that result from the volume conduction of coherent, collective neuronal activity over larger scales, throughout the brain. The power spectrum of EEG and ECoG signals is typically confined to 100 Hz and 200 Hz, respectively. The signal amplitude varies from 10 to 5000 V for ECoG signals, and from 5 to 300 V for EEG signals [7] .
These various modalities of neural signals span a wide range of frequencies and amplitudes. Hence, an interface circuit for acquisition of biopotentials that can accommodate the above ranges and selectively isolate a signal of interest on demand, offers great advantages over an otherwise equally capable circuit confined to one specific signal modality. To be further useful, the system should also have low input-referred noise and should be able to remove the large dc offset on the signal due to the electrode-tissue interface without compromising the information-bearing low-frequency components of the signal. Over the years, several VLSI systems have been developed [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] to meet low noise and low power constraints imposed by the range of signal frequencies and amplitudes of interest to neuroscience and biomedicine. Typically the range of frequencies covered by any one of these systems is limited to one or two signal modalities, to accommodate high efficiency for the targeted application.
Harrison et al. [12] described a spike recording circuit with a bandwidth of 0.025 Hz to 7.2 kHz, input-referred noise of 
2.2
and power dissipation of 80 W. A modified version of the circuit with a bandwidth of 30 Hz and power dissipation of 0.9 W was also used as an EEG amplifier. Perelman et al. [17] reported a system which separates spikes from LFP after amplification. The amplifier has an input-referred noise of 3 for a current consumption of 75 A in the amplification stage. A biopotential acquisition system with a 57 nV Hz input-referred voltage noise density and 60 W power consumption capable of recording all biopotentials was reported by Yazicioglu et al. [20] . The amplifier uses a chopping technique to reduce the 1/f noise corner with a slight increase in power dissipation, and requires external components to implement highpass filtering. Lower power consumption with chopping for 1/f compensation is accomplished by adaptive feedback in the chopped signal [21] . A neural recording amplifier with two bandwidth settings for LFP and spike recording is reported in [22] . The design uses a folded cascode OTA in the input stage and has an input-referred noise of 3 while consuming 7.56 W of power from a 2.8 V supply.
Here, we present a 16-channel CMOS neural interface circuit with adjustable bandwidth, gain and resolution for the acquisition of biopotentials from the brain. The flexible design of the system and individual programmability of the channels enables capturing multimodal information across a wide frequency range of neural signals from spikes to EEG, while offering consistently low-noise and low-power performance over the range of frequency settings. For in vivo implantable instrumentation, the chip also includes digital readout in a bit-serial format compatible with wireless digital telemetry [24] as an alternative to analog wireless telemetry [25] .
Section II describes the system architecture of the VLSI chip. Results of benchtop characterization and in-vivo recordings follow in Section III, and Section IV concludes the paper.
II. SYSTEM ARCHITECTURE The neural biopotential interface circuit contains 16 parallel differential voltage input, serial digital output channels for acquisition of neurophysiological signals. Fig. 1 shows the block diagram of one channel. Each channel consists of a bandpass amplifier, a incremental ADC and decimation and readout circuitry. Two stages of gain are implemented in the system; a constant gain in the front-end amplifier, and a variable digital gain in the ADC stage. The amplifier's midband gain, (40 dB), is set by the capacitor ratio 100 , where is 200 fF. Tunable filtering is incorporated in the amplifier stage itself. The low-end (highpass) cutoff frequency is set by the pseudo-resistive elements in the feedback loop ( and ) and as where R is the resistance of and which is controlled by their gate voltage, [26] . The high-end (lowpass) cutoff frequency is set by the unity gain frequency of the amplifier, , and as . The high-end cutoff can be controlled by changing the of the amplifier which results in a change in .
The differential output voltage of the amplifier is then digitized by a 12-bit nominal, continuous-time, incremental ADC. The differential signal is first converted to a current by an operational transconductance amplifier (OTA). The difference between this current and the feedback current is then integrated on a capacitance during the quantization cycle. The core of this ADC is a modified version of the ADC presented previously in [27] . This ADC structure was chosen for two reasons: because the continuous-time integration by the Gm-C input stage obliterates the need for sampling and thus for anti-alias filtering, and because the flexibility in choosing the number of bits allows optimal setting of resolution versus conversion bandwidth as dictated by the signals of interest; e.g., 7-bit at 16,000 samples/s for spikes and 12-bit at 500 samples/s for EEG recordings. The digital gain modulation implements duty cycle modulation in the current feedback, offering a precise and programmable digital gain between 1 and 4096. This gain modulation also decreases the quantization noise of the ADC since the input current is integrated over a longer time interval, albeit at the expense of a proportionally slower sampling rate. Thus, the system allows a configurable tradeoff between sampling rate and SNR. This along with the tunable filters allow the system to handle a wide gamut of neural signals from weak and slow (EEG, ECoG) to stronger and faster (spikes). In order to compensate for the inherent offset in the OTA stage, a charge pump circuit was added to nullify the output current of the OTA for zero input voltage. The control signal of the charge pump comes from the MSB of the digitized output such that when the bit is predominantly high (low), a respective dc current is added to (subtracted from) the output current of the OTA. This results in a midscale output of the ADC for a dc signal.
The digitized output then goes to the decimation and readout circuitry. The parallel-in serial-out circuitry of each channel is connected in a daisy chain fashion to the next channel in order to have a single-bit serial output. For benchtop characterization (Section III) this serial output was connected to a National Instruments DAQ data acquisition card to read the data into a computer.
A. Amplifier
The circuit diagram of the amplifier is shown in Fig. 2 . The design is a two-stage fully differential voltage amplifier with independent common-mode feedback circuitry in each stage. The input transistors and were chosen as p-channel devices for lower 1/f noise. For balancing of the bias currents, transistors and are biased at currents and , respectively. Exact matching of the differential pairs was not a consideration in transistor sizing, since the amplifier offset along with the dc signal component is removed by the highpass filter surrounding the amplifier [12] . The maximum bandwidth is achieved by setting to 8 A. To maximize the gain, input transistors of both stages and are sized with large W/L to operate in the subthreshold region with this maximum bias current. The amplifier's unity-gain frequency is given by where is 15 pF for a maximum of 800 kHz. A decrease in results in a decrease in the unity gain frequency and hence the bandwidth of the amplifier while maintaining the input transistors in the subthreshold region. The additional transistors and cancel the zero in the right hand plane of the frequency response. The amplifier was designed for a phase margin of 62 .
Common mode feedback circuitry (CMFB) was implemented in each stage in order to control the output levels independently. Circuit schematics for CMFB1 and CMFB2 are shown in Fig. 2 . CMFB1 is designed to operate in the subthreshold region in order to minimize power consumption. The forward gain of the CMFB1 is also small enough not to cause instability in the amplifier. Since are in subthreshold
CMFB2 implements standard common-mode feedback circuitry [28] . The input transistors are sized with long geometry to maximize the operational linear range of the feedback circuitry.
Analysis of the input-referred thermal noise of this circuit results in:
(2) where is the Boltzman constant, is the absolute temperature, and is the bandwidth. The first two terms in the right-hand side of (2), proportional to , represent noise contributions from the first stage transistors, while the third term originates from the second stage. Since the third term is negligible, the bias current of the second stage was chosen to be smaller (1/8) than that of the first stage in order to conserve power while maintaining low noise operation. Also, and were kept small to minimize the input-referred noise, by sizing the input transistors to operate in the subthreshold region, maximizing their ratio. Transistor pairs and are sized very wide (216 /1.8 and 18 /1.8 , respectively) while and are sized very long (3.6 /27 and 3.6 /7.2 , respectively). A decrease in results in higher thermal noise levels at a smaller bandwidth. Correspondingly, the total noise power, integrated over frequency, remains approximately constant. A decrease in reduces the resistance and thus the thermal noise from the pseudo-resistor element, and also decreases the 1/f noise since it is filtered out to greater extent at higher low-end (highpass) cut-off frequency.
B. Continuous-time Gm-C Incremental
A dedicated ADC is provided for each channel, in order to bypass the need for multiplexing the amplifier outputs to a high speed ADC, thereby reducing the complexity and power consumption of the system. Fig. 3 shows the circuit schematic of the ADC. In order to digitize the differential output voltage of the amplifier, the amplified signals are first converted to a single ended current using a nMOS differential pair OTA which also removes any remaining common mode signal. At the beginning of each conversion cycle, the output node the OTA is set to , the other plate of is set to and the high gain inverting amplifier is reset . During the conversion cycle the input current is integrated on capacitor , changing . Each period of the , is compared to and a decision (D) is made. The comparator is implemented using a correlated double sampling scheme (CDS) to reduce the dominant 1/f noise. The decision bit and the clock signal control the time modulation feedback circuit which contributes either { , or 0} to the input current. The digital gain, , in the ADC is achieved by passing the feedback current for one clock cycle followed by clock cycles of shunting the feedback. The 1.5-bit effective DAC is realized by transistors and . These transistors are sized large to improve matching of the reference currents across the channels. They are biased to be continuously active, rather than switched, to decrease the effect of charge injection.
In order to compensate for mismatch in the OTA and in the current feedback of the ADC, a second OTA pair is provided at the voltage-to-current conversion stage. The MSB from the decimator adjusts the direction of the offset current through an integrator implemented by charge pump CP and capacitor , once every conversion cycle. Larger or more frequent updates allows for further filtering of the 1/f noise outside the signal band.
There are two main sources contributing to the noise of the ADC: the DAC quantization noise and the OTA thermal noise. The input-referred noise power from DAC reference can be written as [27] ( 3) where is the oversampling ratio of the incremental ADC, the number of cycles required for data conversion.
can be written as (4) For the OTA, the input-referred noise power can be written as (5) Thus the total noise at the input of the continuous-time ADC is (6) The input referred noise of the ADC should be much smaller that the output noise of the amplifier. This can be achieved by increasing . However, the value of should not be chosen too large since that would decrease the operational range of the OTA.
were sized 3.6 /54 for a of 4 A. An increase in digital gain, , will result in a -fold decrease in the second term of (6) without a change in the dynamic range of the ADC. The ADC was designed to have a linear range of 250 mV and digital gain was used to reduce the quantization noise.
The time modulation feedback is controlled by . The gain is introduced by programming the duty cycle of . The reference current is integrated only when is high while the input current is integrated during the whole period of . The duty cycle of represents the digital gain of the input current with respect to the reference current which can be set anywhere from 1 to . The integration period and the rate of sampling are set by , which is derived from . The clock signals and are nonoverlapping, derived from . Clock is a copy of with the rising edge following and the falling edge preceding those of . The ratio of the periods of and determines the oversampling ratio , ranging between 1 and 4096.
III. EXPERIMENTAL RESULTS
The neural interface system was fabricated in a 0.5 m 3M2P CMOS process through the MOSIS foundry service. The system was designed to run off a 3.3 V supply. The 16 channels occupy 3 mm 3 mm of silicon area and consume 1.7 mW of power at the maximum bandwidth and speed. Fig. 4 shows the micrograph of the fabricated chip. Fig. 5 shows the tunable amplifier's measured frequency response. The amplifier shows a midband gain of 39.6 dB, a max- imum high-end cutoff frequency of 8.2 kHz, and a minimum low-end cutoff frequency of 0.2 Hz. The amplifier's bandwidth is adjusted in the 8.2 kHz-140 Hz range by varying from 8 A to 100 nA. The high-pass filter cutoff frequency can also be adjusted from 0.2 to 94 Hz by decreasing from 1.65 to 1.25 V. Fig. 6 shows the measured output noise power spectral density (PSD) of the amplifier for different values. For A and V, the amplifier shows a thermal noise level of 18 and a 1/f corner frequency of approximately 1 kHz. A lower cutoff corner can be accomplished by chopping of the amplifier [20] , [21] , yielding further decreased noise power at some increase in circuit complexity and power consumption. Integration of the noise power spectral density from 0.5 Hz to 50 kHz, for the amplifier bandwidth setting of 8.2 kHz, gives an input-referred noise of 1.94 . The noise efficiency factor (NEF) of the amplifier, a compound measure of noise performance and energy efficiency defined as [29] (7) yields 2.9 for the above settings, which compares favorably with NEF values between 3 and 10 reported in the literature (lower is better). As shown in Fig. 6 , a decrease in results in an increase of thermal noise floor of the amplifier and at the same time decreases the 1/f corner frequency and the bandwidth of the amplifier. For and V, integration of the noise spectral density of the amplifier from 0.5 Hz to 5 kHz for a bandwidth setting of 140 Hz yields an input referred noise of 1.65 , and an NEF of 3.2. Fig. 7 compares the NEF of the amplifier of this work to that of previous designs [8] [9] [10] [11] [12] , [14] , [19] [20] [21] . As can be seen, the amplifier in this work compares favorably both at high and low bandwidth settings. The amplifier has a common-mode rejection ratio (CMRR) of more than 76 dB for signals between 1 Hz and 10 kHz and an electrode offset of 50 mV. Power supply rejection ratio (PSRR) also measures above 70 dB for the same signal range. The amplifier's measured total harmonic distortion (THD) is below 1% for signals as large as 9. 4 yielding in a dynamic range of 70 dB. Fig. 8 shows the signal to noise-distortion ratio (SNDR) for the ADC operated at an oversampling rate , and at gain settings and . As shown, an increase in results in improved performance of the ADC. This improvement owes to reduced switch injection noise with larger gain modulation (lower duty cycle of current feedback) [27] . For typical lower signal levels where the quantization noise is dominant, the SNDR increases by 3.5 dB with the two-fold increase in . For large signal levels near the limit of the range, the SNDR saturates to 55 dB, limited by harmonic distortion. The integral nonlinearity INL (differential nonlinearity DNL) of the ADC also decreases from 3 LSB (2.5 LSB)) for and , to 1.5 LSB (1 LSB) for and . Improvements in INL and DNL can be obtained by further increasing the digital gain , at the expense of lower bandwidth. Fig. 9 shows the power spectrum of the recorded digital output of one channel with a 1 50 Hz sine wave presented to the frontend amplifier input. The ADC was set for 10-bit resolution and . The resulting digital output showed a THD of 0.3%. The output channel noise is 0.9 LSB (2.5 ) for these settings. ADC thermal noise and quantization noise contribute to this increased noise level with respect to the amplifier noise. Lower quantization noise levels can be attained by higher gain settings for smaller signal amplitudes.
A. Benchtop Characterization

B. In-vivo Experiments
Spike recording was performed on 250 gram male SpargueDawley rats using a protocol approved by the Johns Hopkins Animal Care and Use Committee. Fig. 10 illustrates the experimental setup, and shows spike data from an anesthetized rat somatosensory cortex recorded on the system using a 1 tungsten electrode (FHC, ME). No significant difference was observed in comparison with similar recordings with a commercial acquisition device (Tucker Davis Technologies, FL). The system was also evaluated for recording of EEG signals from a human subject. The male subject was fitted with a 20-electrode cap with gel-based electrodes (Electro-Cap, OH) and the input to the frontend amplifier. Fig. 10 . In-vivo neural signal recording. Spikes were recorded from rat somatosensory cortex using a tungsten electrode. A screw electrode was used as signal ground.
O1 electrode was connected to the biopotential ADC, sampling the signal at 250 Hz and digitizing the resulting data to 10-bit. Fig. 11 shows the power spectrum of the recorded signal, obtained when the subject closed the eyes. The resulting peak at 11 Hz in the spectrum clearly reveals recorded -wave brain activity which is typical in the absence of visual stimulus [7] . A fragment of the raw recorded EEG waveform is also shown as an inset in the figure.
IV. DISCUSSION AND CONCLUSION
The presented neural interface system addresses an emerging need, both in biomedicine and systems neuroscience, for simultaneous recording of various modalities of neural signals including EEG, ECoG, LFP, and spikes. There has been con- siderable effort to make use of the different signal modalities to decode movement or movement intention [30] [31] [32] [33] [34] [35] . For instance, Hochberg et al. [36] demonstrated control of a prosthetic device using an ensemble of neuronal activity recorded from the primary motor cortex. Scherberger et al. [37] reported that LFPs can be used to predict behavioral state. The flexibility of recording these different signal modalities within the same neural interface hardware has been lacking in today's integrated recording microsystems.
In this paper we presented a 16-channel 3 mm 3 mm neural acquisition system-on-chip, fabricated in 0.5 m CMOS technology, capable of recording neural signals of various amplitudes and frequencies. Tunable filters were embedded in the amplifier front-end stage in order to selectively amplify the signal of interest. A two-stage voltage amplifier design with reduced current levels in the output stage, significantly lowered the current consumption of the front-end circuit, without affecting noise performance. The amplifier input referred noise across the frequency range is below 2
. For EEG signals at the lowest bandwidth setting of 140 Hz, each channel consumes 22 A of current. For spike signals at the highest 8.2 kHz bandwidth setting, each channel consumes 35 A of current.
The gain-modulated incremental ADC in each channel provides additional control over signal quantization, that can be tailored to the signal of interest. Higher digital gain in the ADC stage provides higher signal amplification and lower quantization noise, at the expense of signal bandwidth. The individually configurable gain/resolution setting for each channel allows optimum quantization based on the dynamic range and the frequency content of each signal of interest. The flexibility in bandwidth, gain and quantization allows the system to acquire various neural signals as selected in software, rather than by physical modification of the hardware.
Despite the necessary tradeoffs in the design to accommodate the wide operating range of neural signals of interest, the system offers approximately constant noise efficiency factor across the entire frequency range, where noise power density and power consumption scale with the bandwidth setting, through adjustments of bias levels in the amplifier and gain/resolution settings in the ADC. This scaling is advantageous to the different requirements for acquisition of different types of neural signals across the spectrum. As shown in Fig. 6 , for high current bias A), the thermal noise level and 1/f noise corner are at acceptable levels for spike recording which requires higher voltage scale ( 1 mV) and hence affords higher noise at high bandwidth setting ( 1 kHz). At the other end of the spectrum of neural signals, the low bandwidth setting ( 100 Hz) required for EEG acquisition leads to an increase in the thermal noise density, but to a slight decrease in the rms noise because of the compound effect of lower bandwidth and decreased 1/f corner frequency (Fig. 6) . The lower rms noise together with higher ADC resolution (by gain modulation ) afforded by the lower bandwidth setting support increased amplitude resolution as required for EEG signals V . Benchtop characterization as well as in vivo testing were performed with this system. The recordings were comparable with those made by commercial devices, at significantly lower power consumption and smaller size. Other biopotential signals of interest, across the body, that are within the operating range of the chip include electromyograms (EMG) representative of muscle activity, electrooculograms (EOG) tracking eye motion, and electrocardiograms (ECG) conveying heart activity. For instance, monitoring EMG and EOG activity jointly with scalp EEG offers great improvements in specificity of noninvasive brain-machine interfaces [30] , and further allows to compensate for various motion artefacts in reconstructed brain activity [38] . Table I summarizes the measured performance of the chip. To our knowledge, this is the only biopotential recording system reported to date capable of simultaneously acquiring, on a single microchip without external components, a wide range of neural signal modalities ranging from spike action potentials to EEG brain waves, where each channel of recording can be individually configured in-site for the signal of interest. Furthermore, the integrated system-on-chip is suitable for in vivo neural instrumentation in an implanted system, offering a digital output that is compatible with VLSI systems for digital telemetry and power harnessing. We expect these two attributes of the neuropotential recording chip to be of great use in understanding the mechanisms underlying brain function and information processing and propagation throughout the brain. 
